High-Yield Reconfigurable Silicon and Germanium Nanowire Transistors and Compact Logic Circuits (Invited) Konferenz-Paper uri icon

Open Access

  • false

Peer Reviewed

  • true

Veröffentlichungszeitpunkt

  • Januar 3, 2016